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Abstract—Incorporating multi-resolution capabilities into im-
agers renders additional power saving mechanisms in the subse-
quent image processing. In this paper, we show how, by exploiting
a certain mask structure, 3 3 kernels can be reduced to 2 2
kernels if charge redistribution is provided at the focal plane of
the imaging device. More precisely, by successively averaging two
shifted half-resolution pixel grids, we will have a pre-processed
image, subsampled by a factor of 2 on each dimension. It can
also be extended to even lower resolution images if required.
These pre-processed images can be filtered, for kernels matching
the prescribed conditions, with a mask of a reduced size. Very
useful image filtering kernels, like a 3  3 Gaussian kernel for
image smoothing, or the well-known Sobel operators, fall into this
category of reducible kernels. Operating onto the pre-processed
image with one of these reduced kernels represents a smaller
number of operations per pixel than realizing all the multiply-
accumulate operations needed to apply a 3 3 kernel. Memory
accesses are reduced in the same fraction. Concerning the
difficulties of providing this pre-processed image representation,
we propose a methodology for obtaining it at a very low power
cost. It requires the implementation of user definable image
subdivision and subsampling. Experimental results are given,
obtained from measurements on a CMOS imager prototype chip
incorporating these multi-resolution capabilities.
I. INTRODUCTION
The advances in CMOS integration have permitted the
development of smart CMOS image sensors [1]. These chips
incorporate concurrent image sensing and processing. One of
the main advantages of this integration is the possibility of
transferring a large part of the computational load associated
with early vision tasks to the focal plane. The sensor array
becomes a specialized processor with an adapted architecture.
In early vision, processing is characterized by regular, local
computations with inherent pixel-level parallelism. These com-
putations are precisely the most time- and power-consuming
tasks on DSP-based systems [2]. By incorporating process-
ing capabilities at the focal-plane, in most of the occasions
by efficiently using devices operating in analog mode, the
computational load of the main digital processor can be
greatly alleviated. The result is the realization of early vision
tasks at record performances in speed, power and area [3–5].
In this paper we are showing how very simple additional
circuits at the focal plane lead to improvements in the system
power consumption. In particular, we will demonstrate that, by
exploiting the internal structure of the convolution kernels, we
can operate onto a focal-plane pre-processed image obtaining
virtually identical results with only 45% of the operations
needed when applying the original kernels.
One of the most basic operations that can be implemented
in the focal plane, without producing a significant signal
degradation, is the averaging of disjoint groups of pixels. This
can be achieved by charge redistribution right after, or even in
parallel with, photocurrent integration. This will be the starting
point of our proposal. We will explain how 3  3 kernels of
a particular structure can be transformed into 2 2 kernels to
be applied to the pre-processed images. Then we will show
how this focal-plane pre-processing can be implemented at
negligible power consumption with a working prototype chip.
II. IMAGE SUBDIVISION AND KERNEL REDUCTION
Let us consider a M  N -pixel array. The value of each
pixel is represented by a voltage resulting from integrating a
photocurrent into a sensing capacitor during the exposure time
—which is a very feasible implementation. Consider these
capacitors being 4-connected through switches, what permits
dividing the focal plane into rectangular blocks. Within each
block, charge redistributes itself achieving voltage averaging.
By configuring the grid to be regularly subdivided into 2 2-
pixel size blocks, we will have an image ofM=2N=2 blocks.
This state is depicted in Fig. 1(a), where every four pixels are
labelled with the same value.
Now let us re-define the grid by shifting the edges of
the grouping scheme one pixel down and one pixel to the
right (Fig. 1(b)). Once the new grouping is enabled, charge
redistributes again, and the values of the pixels, originally pij ,
pi;j+1, pi+1;j and pi+1;j+1, are now averaged within each new
block, resulting in:
p0ij =
1
4 (pi 1;j 1 + pi 1;j + pi;j 1 + pij)
p0i;j+1 =
1
4 (pi 1;j + pi 1;j+1 + pij + pi;j+1)
p0i+1;j =
1
4 (pi;j 1 + pij + pi+1;j 1 + pi+1;j)
p0i+1;j+1 =
1
4 (pij + pi;j+1 + pi+1;j + pi+1;j+1)
(1)
Notice that the output image, since we have started by
averaging the 2 2-pixel blocks, will be a quarter of the size
of the full-resolution sensor, i. e. half of the height and half
of the width of the original image. The output images will be
the result of applying the reduced kernel to the pre-processed
image and the original kernel to the image before grid shifting
(a)
(b)
Fig. 1. (a) Focal plane subdivision into 22 blocks (a) and (b) shifted grid.
and averaging. Small arrows in Fig. 1(a) signal the quarter-
size input image, while those in Fig. 1(b) point to the pixels
that are going to be sampled to obtain the M=2  N=2 pre-
processed image. This scheme can be extended to lower image
resolutions provided that the size of the blocks is B  B,
being B an even number. In such a case, the grid must be
shifted B=2 pixels to obtain a representation that is equivalent
to that already described at the corresponding lower resolution.
By applying some algebra, it can be seen that the result of
applying the reduced kernel:
K0 =

a b
c d

(2)
being pixel p0ij the one weighted by the upper-left element, a,
is the same as applying a 3 3 kernel of the form:
K =
1
4
24 a a+ b ba+ c a+ b+ c+ d b+ d
c c+ d d
35 (3)
but centered in pij .
From the point of view of the digital implementation of
the required signal processing, this simplification —if the pre-
processed image can be efficiently generated at the focal plane,
as we will see later— represents an important reduction in the
computing needs. Instead of 9 MACs (multiply-accumulate
operations), the pixel output can be obtained by using 4
MACs. This means only 45% of the resources required for
the convolution of the original 33 kernel. Memory accesses
has been reduced as only 4 pixels, instead of 9, need to be
considered to evaluate the outputof each pixel. It must be said
also that the relations required between kernel elements greatly
restrict the number of kernels that can be reduced. Fortunately,
some very useful templates in early vision processing fall into
this category. For instance, the usual 3  3 binomial mask
for image smoothing, which is a good approximation of a
Gaussian filter with   0:7 [6], is transformed into a 2  2
kernel in this way:
Gs =
1
16
24 1 2 12 4 2
1 2 1
35 ! G0s = 14  1 11 1

(4)
Other interesting templates are the Sobel operators [6]. They
compute an approximation to the components of the image
intensity gradient:
Gx =
24 1 0  12 0  2
1 0  1
35 ! G0x = 4  1  11  1

Gy =
24 1 2 10 0 0
 1  2  1
35 ! G0y = 4  1 1 1  1

(5)
where Gx approximates the derivative in the horizontal di-
rection while Gy approximates the derivative in the vertical
direction. They are employed for edge detection as they
highlight the fine details in a scene. Both of the kernels hold
the prescribed structure expressed by Eq. (3).
III. FOCAL-PLANE IMPLEMENTATION OF PRE-PROCESSING
The type of pre-processing described by Eq. (1) can be
implemented by the architecture described in [7] and depicted
in Fig. 2. Each pixel contains a sensing capacitor and a set of
switches that connect it to its nearest neighbors. One interest-
ing property, included to implement multi-resolutional repre-
sentations of the captured image, is that connections between
neighboring rows and columns are user-selectable. Column
and row selection signals are stored at serial-in/parallel-out
shift registers located at the upper and leftmost sides of the
pixel array, respectively. Any possible combination of 1’s and
0’s can be loaded into these registers in order to reproduce
any particular connectivity pattern for, respectively, columns
and rows. The connection pattern, however, does not become
effective until a global signal is enabled after configuration.
In this way, this enhanced imager is able to perform the
operations described in Sect. II. First of all, pixels are grouped
into 22 blocks by loading a bit pattern with alternate 1’s and
0’s in both the column and the row registers. After enabling
the connectivity scheme already loaded, charge redistributes
within each block, reaching the configuration depicted in
Fig. 1(a). Right after that, connections are disabled, the bit
pattern is shifted one position in both directions, horizontal
and vertical. Then, the new connection scheme is enabled.
The result is depicted in Fig. 1(b). Subsampling at the required
Fig. 2. Implementation of the capacitive lattice in the prototype chip.
positions is easily done because column and row selection is
also realized with shift registers at the edge of the array.
Notice that if we consider the M=2N=2 image to be our
starting point —as we can have the connection pattern already
loaded and enabled to realize charge redistribution simulta-
neously with photocurrent integration—, the only additional
energy required to do the work is disabling the connection
switches, shifting the registers one position, and re-enabling
the connection switches with the new configuration. A rough
estimation, obtained by evaluating the energy required to turn
on and off the switches and to shift the register content, will
render a power consumption below 0:33W at 30fps for a
QCIF-size array.
IV. CHIP RESULTS
We have implemented the focal-plane pre-processing
in a prototype chip (Fig. 3) intended for low-power
image processing, while the reduced kernels has been
applied off-chip. The prototype chip contains all the
elements to implement the required pre-processing at a
low power cost. The main characteristics of the chip are
summarised in Table I. As depicted in Figs. 4 and 5, we have
operated on images captured at the laboratory (available at
http://www.imse-cnm.csic.es/vmote/redkern).
These images correspond to pictures of ’Lena’ and the
’Baboon’ displayed at a computer screen. Artifacts due to the
screen grain can be observed. We proceeded in this way: first
we took a snapshot of the computer screen, either showing
’Lena’ or the ’Baboon’, and then read out the image from
the chip and performed the corresponding image filtering to
the full-resolution image off-line. This is shown in the first
row of Figs. 4 and 5. Then we grouped the pixels to form the
half-resolution image, read it out and applied the filters by
Fig. 3. Chip photograph and data
Technology 0.35m CMOS 2P4M 3.3V
Die size (with pads) 7280.8m  5780.8m
Resolution QCIF: 176144 px
Sensitivity 0.15V/(luxs) (n-well/p-subs)
FPN/PRNU 0.72%/2.42%
Power consumption (worst case) 5.6mW@30fps
TABLE I
PROTOTYPE CHIP DATA.
convolution with the 3  3 kernels, off-chip, for a reference.
Then we shifted the pixel grouping on-chip and read out the
pre-processed half-resolution image to apply the 22 kernels,
also off-chip. The accuracy of the results is evidenced by the
comparison of the two filtered versions of the image. The
resulting images are perceptually equivalent. RMSE values
are always below 1% in the Gaussian blur experiment, and
below 4% in the application of the two Sobel filters. This is
consistent with the fact that edge detection is the result of the
off-chip application of two masks plus the computation of the
absolute gradient value, what contributes to error spreading.
V. CONCLUSIONS
In this paper we have reported an example of how multi-
resolution capabilities can lead to additional power savings. In
particular, using the most elementary operations at the focal-
plane, namely charge redistribution and user-definable image
subdivision, the pre-processed image can be subsequently
filtered with only 45% of the computational resources. In order
to illustrate the validity of the approach, we have implemented
the required image pre-processing in a prototype imager
with focal-plane processing capabilities for multi-resolution
representation of the scene. The errors committed, due to the
analog nature of the processing in the focal plane, are kept
below a reasonable bound for early vision applications.
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Fig. 4. Results obtained by applying Gs to (a) ’Lena’ and (b) ’Baboon’ images captured by the chip, and G0s on the on-chip pre-processed versions.
Fig. 5. Results obtained with Gx and Gy , and with G0x and G0y on the on-chip pre-processed versions.
